25

## Claims

We claim:

- 1. A memory array comprising a plurality of floating gate transistors connected in series, each floating gate transistor having formed, in a well of a substrate, a source and a drain region and a channel region separating said source and drain regions, said channel region having a non-uniform concentration of dopant.
- The memory array of claim 1 wherein said non-uniform concentration comprises a retrograde
   concentration distribution in the direction from the surface of the substrate.

The memory array of claim 2, wherein said nonuniform concentration comprises a lateral concentration distribution along the length of the channel that is higher in a region generally towards the central portion of the channel region and decreases toward the opposing source and drain regions.

4. The memory array of claim 1 wherein the non-uniform concentration is formed by a tilted ion implantation utilizing as a mask a gate structure of each floating gate NMOS transistor.

A method for making a memory array comprising:
forming a plurality of floating gate NMOS
transistors connected in series, each having a source
and a drain region and a channel region separating the
source and the drain regions, and

implanting beneath a central port/lon of the channel region a non-uniform concentration of dopant.

- The method of claim 5, wherein #said non-uniform 6. concentration comprises a retrograde concentration distribution in the direction away from the surface of the substrate.
- The method of claim 6, whe #ein said non-uniform concentration comprises a late#al distribution along 10 the length of the channel requon that is higher in a region generally towards the //central portion of the channel region and decreases toward the opposing source and drain regions.
  - The method of claim \$\frac{1}{2}\$, wherein said non-uniform concentration is provided/by a tilted ion implantation utilizing as a mask a gate structure of each floating gate transistor.
  - isolated gate floating gate NMOS transistor comprising, in a well structure of a substrate, a source and a drain region and a channel region separating the source and the drain region, said channel region having a non-uniform concentration of dopant.
  - The transistor of claim 9, wherein said nonuniform concentration comprises a retrograde concentration distribution in the direction away from the surface of the substrate.
  - The transistor of alam 10, wherein said non-11. uniform concentration comprises a lateral concentration

20

25

30

15

distribution along the length of the channel that is higher in a region generally towards the central portion of the channel region and decreases toward the opposing source and drain regions.

m/03/

12. The transistor of claim 9 wherein said non-uniform distribution is provided by a tilted ion implantation utilizing as a mask at least part of a gate structure of said transistor.

adel a3>